An active leakage-injection scheme applied to low-voltage SRAMs

نویسنده

  • Jader A. De Lima
چکیده

An active leakage-injection scheme (ALIS) for lowvoltage (LV) high-density (HD) SRAMs is presented. By means of a feedback loop comprising a servo-amplifier and a commondrain MOSFET, a current matching the respective bit-line leakage is injected onto the line during precharge and sensing, preventing the respective capacitances from erroneous discharges. The technique is able to handle leakages up to hundreds of μA at high operating temperatures. Since no additional timing is required, read-out operations are performed at no speed penalty. A simplified 256x1bit array was designed in accordance with a 0.35 CMOS process and 1.2V-supply. A range of PSPICE simulation attests the efficacy of ALIS. With an extra power consumption of 242μW, a 200μA-leakage @125°C, corresponding to 13.6 times the cell current, is compensated.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Yield-Aware Leakage Power Reduction of On-Chip SRAMs

Yield-Aware Leakage Power Reduction of On-Chip SRAMs Afshin Nourivand, Ph.D. Concordia University, 2010 Leakage power dissipation of on-chip static random access memories (SRAMs) constitutes a significant fraction of the total chip power consumption in state-ofthe-art microprocessors and system-on-chips (SoCs). Scaling the supply voltage of SRAMs during idle periods is a simple yet effective te...

متن کامل

Low-Power High-Speed Circuit Design for VLSI Memory Systems

In modern computer systems, various memory components are used, such as on-chip register files, on-chip/off-chip cache memories, and off-chip main memories. High-speed memory system design has been and will have been one of the most important issues. In microprocessors, for example, the on-chip cache sizes are growing with each generation to bridge the increasing divergence in the speeds of the...

متن کامل

Low Power SRAMs for Battery Operation

In recent years, a growing class of personal computing devices has emerged includingportable desktops, digital pens, and new audioand video-based multimedia products.Other new products include wireless communications and imaging systems such as personaldigital assistants, personal communicators and smart cards. These devices and systemsdemand high-speed, high-throughput computat...

متن کامل

Standby Supply Voltage Minimization for Reliable Nanoscale SRAMs

Increased leakage current and device variability are posing major challenges to CMOS circuit designs in deeply scaled technologies. Static Random Accessed Memory (SRAM) has been and continues to be the largest component in embedded digital systems or Systems-onChip (SoCs). It is expected to occupy over 90% of the area of SoC by 2013 (Nakagome et al., 2003). As a result, SRAM is more vulnerable ...

متن کامل

Low Dropout Based Noise Minimization of Active Mode Power Gated Circuit

Power gating technique reduces leakage power in the circuit. However, power gating leads to large voltage fluctuation on the power rail during power gating mode to active mode due to the package inductance in the Printed Circuit Board. This voltage fluctuation may cause unwanted transitions in neighboring circuits. In this work, a power gating architecture is developed for minimizing power in a...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2003